Categories: Electronic Design

Cadence Announces Availability of Complete IC Packaging Design and Analysis Solutions for Advanced Fan-Out Wafer-Level Chip Scale Packaging

Cross-fabric optimization accelerates multi-chip integration for smaller, lighter, power-optimized wireless mobile devices

Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced the availability of the industry’s only foundry-proven IC packaging design and analysis solutions for advanced Fan-Out Wafer-Level Chip Scale Packaging (WLCSP) and 2.5D interposer-based designs. The new capabilities enable the faster multi-chip integration that is ideal for smaller, lighter and power-optimized wireless mobile devices.

This complete IC packaging design and analysis solution includes the Cadence® OrbitIOTM Interconnect Designer, Cadence System-in-Package (SiP) Layout and Cadence Physical Verification System (PVS). This set of offerings enables multi-substrate interconnect pathway design, refinement, implementation and manufacturing verification and signoff spanning die I/O pad rings through IC package to system PCB.

The new Cadence SiP Layout WLCSP option integrated with PVS provides generic silicon wafer-based packaging methodologies previously validated by TSMC for their Integrated Fan-Out (InFO) process. Enhancements to OrbitIO Interconnect Designer strengthen 2.5D interposer package design support, providing optimal multi-die, single package interconnect integration. This enables higher performance for multi-substrate integrated devices with minimal size optimized for signal performance. For more information on the Cadence IC packaging design and analysis solution, visit www.cadence.com/news/ICpackaging172.

“Wireless mobility and wireless-enabled is the trend at all levels of electronic-centric products, from smartphones to cars to home appliances and beyond. They all need thin, lightweight, low-power yet high-performance devices at their core. This is the sweet spot for WLCSP, fueling its predicted explosion in adoption,” said Steve Durrill, senior product engineering group director for the PCB Group at Cadence. “Our latest release enables broad WLCSP-enabled design and foundry and OSAT manufacturing signoff, which in turn helps fabless semiconductor and systems companies deliver ultra-thin mobile-focused devices using the latest foundry and OSAT IC package manufacturing approaches.”

Liat

Recent Posts

eInfochips and NXP Collaborate to Enable Battery Energy Storage Customers

 eInfochips, an Arrow Electronics company, today announced its expanded collaboration with NXP® Semiconductors to help…

17 hours ago

DigiKey Adds More Than 611,000 Products and 139 New Suppliers in Q3 2024

 DigiKey, a leading global commerce distributor offering the largest selection of technical components and automation…

20 hours ago

Infineon launches new generation of GaN power discretes with superior efficiency and power density

Infineon Technologies AG (FSE: IFX / OTCQX: IFNNY) today announced the launch of a new…

3 days ago

Power Integrations Launches 1700 V GaN Switcher IC, Setting New Benchmark for Gallium Nitride Technology

1700 V GaN InnoMux-2 IC delivers efficiency of better than 90 percent from a 1000…

3 days ago

NVIDIA Ethernet Networking Accelerates World’s Largest AI Supercomputer, Built by xAI

NVIDIA today announced that xAI’s Colossus supercomputer cluster comprising 100,000 NVIDIA Hopper Tensor Core GPUs…

1 week ago

Siemens strengthens leadership in industrial software and AI with acquisition of Altair Engineering

Acquisition of Altair Engineering Inc., a global leader in computational science and artificial intelligence software,…

1 week ago