Categories: Electronic Design

Cadence Announces Availability of Complete IC Packaging Design and Analysis Solutions for Advanced Fan-Out Wafer-Level Chip Scale Packaging

Cross-fabric optimization accelerates multi-chip integration for smaller, lighter, power-optimized wireless mobile devices

Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced the availability of the industry’s only foundry-proven IC packaging design and analysis solutions for advanced Fan-Out Wafer-Level Chip Scale Packaging (WLCSP) and 2.5D interposer-based designs. The new capabilities enable the faster multi-chip integration that is ideal for smaller, lighter and power-optimized wireless mobile devices.

This complete IC packaging design and analysis solution includes the Cadence® OrbitIOTM Interconnect Designer, Cadence System-in-Package (SiP) Layout and Cadence Physical Verification System (PVS). This set of offerings enables multi-substrate interconnect pathway design, refinement, implementation and manufacturing verification and signoff spanning die I/O pad rings through IC package to system PCB.

The new Cadence SiP Layout WLCSP option integrated with PVS provides generic silicon wafer-based packaging methodologies previously validated by TSMC for their Integrated Fan-Out (InFO) process. Enhancements to OrbitIO Interconnect Designer strengthen 2.5D interposer package design support, providing optimal multi-die, single package interconnect integration. This enables higher performance for multi-substrate integrated devices with minimal size optimized for signal performance. For more information on the Cadence IC packaging design and analysis solution, visit www.cadence.com/news/ICpackaging172.

“Wireless mobility and wireless-enabled is the trend at all levels of electronic-centric products, from smartphones to cars to home appliances and beyond. They all need thin, lightweight, low-power yet high-performance devices at their core. This is the sweet spot for WLCSP, fueling its predicted explosion in adoption,” said Steve Durrill, senior product engineering group director for the PCB Group at Cadence. “Our latest release enables broad WLCSP-enabled design and foundry and OSAT manufacturing signoff, which in turn helps fabless semiconductor and systems companies deliver ultra-thin mobile-focused devices using the latest foundry and OSAT IC package manufacturing approaches.”

Liat

Recent Posts

Molex Anticipates Steady Growth in High-Speed Connectivity in 2025, Driving Electronics Design Innovations Across Diverse Industry Sectors

• Increase in opportunities predicted for high-speed optical transceivers and miniaturized connectivity solutions to address…

2 days ago

Alphawave Semi Drives Innovation in Hyperscale AI Accelerators with Advanced I/O Chiplet for Rebellions Inc

Rebellions Selects Alphawave Semi's Multiprotocol Chiplet Solutions To Deliver Breakthrough Performance in Generative AI workloads…

2 days ago

Valeo & ROHM Semiconductor co-develop the next generation of power electronics

Valeo, a leading automotive technology company, and ROHM Semiconductor, a major semiconductor and electronic component…

2 days ago

New EiceDRIVER™ Power family of full-bridge transformer drivers for compact and cost-effective gate driver supplies

 Infineon Technologies AG (FSE: IFX / OTCQX: IFNNY) introduces the EiceDRIVER™ Power 2EP1xxR family of…

2 days ago

Unparalleled accuracy and longevity: Panasonic Industry presents brand new ultra-compact Air Quality Sensor

Next level monitoring precision of particulate matter, temperature, humidity, and total volatile organic compounds (TVOCs)…

2 days ago

Bitsight to Acquire Cyber Threat Intelligence Leader Cybersixgill to Help Enterprises to Preempt Cyber Attacks

Plans to Deliver Advanced Threat Intelligence within its Attack Surface and Third-Party Risk Solutions  Bitsight,…

4 days ago